Abstract: A highly sensitive weak current detection circuit for implantable glucose monitoring is presented. The circuit consists of a current splitter, an integrator, a sampling/holding (S/H) circuit, and an 8-bit successive approximation register (SAR) analog-to-digital convertor (ADC). T-switches, source voltage shifting and correlated double sampling (CDS) technology are adopted to reduce the effects of leakage currents, charge injection, dc offset and low-frequency 1/f noise. The work range is divided into 5 sub-ranges to reduce the complexity and power consumption of current detection. The chip was fabricated with 0.13 µm CMOS technology. Test results show that the circuit can detect weak signal from 10 fA to 1 nA with 1.5 V supply and 7.2 µW power consumption. The tested leakage current of the design is 4 fA.
Introduction
Different from the traditional finger prick test, wireless implantable glucose detection can make it feasible to continuously monitor glucose level [1] . The Faradic current of an amperometrical enzymatic sensor can be estimated by [2] :
where A is the electrode area, n is the number of electrons involved in the reaction, F is Faraday's constant, Γ is the surface coverage density of the enzyme, and T is the turnover rate. Since the area of a glucose sensor may vary by several orders of magnitude when using a conventional electrode of millimeters and a microelectrode of tens of microns in diameters, the area of a glucose sensor may vary by several orders of magnitude, thus the detection circuit needs to adapt to the sensor by having a wide detection range [3] . Therefore, a highly sensitive wide-range weak current detection circuit is necessary for implantable glucose monitoring. Weak current can be handled by circuits of different types, such as current to frequency/time convertor [3] , current-mode amplifier (I-to-I) [4] , resistive feedback [5] , and capacitive feedback [6] . Current to frequency/time convertor can reduce the complexity and power dissipation, but it is normally used to measure current larger than several nano-amperes. A current-mode pre-amplifier can achieve a dynamic range of 20 bits and consume 1 nA of DC quiescent current [7] ; but the sensitivity is within the range of several pico-amperes because of larger offset and the noise of MOSFETs working in subthreshold region.
In this work, a switched capacitor (SC) circuit with five integrating sub-ranges is proposed to realize wide-range current detection. Noise of the circuits and nonideal effects of switches are taken into account during the weak current detection. T-switches and source voltage shifting technology are used to reduce the effects of leakage currents, charge injection. CDS technology is adopted to reduce DC offset and low-frequency 1/f noise. 2 System architecture The weak current detection circuit is a part of a wireless implantable radio frequency identification (RFID) tag working in 13.56 MHz frequency [8] , as shown in Fig. 1 . The tag receives energy through interactions between the reader antenna and the tag antenna. The radio-frequency (RF) frontend and the analog frontend of the sensor tag rectify the power from the reader and generate the reference voltage for the current detection circuit. The baseband processes the RFID protocol and coordinates working modules in the tag.
As shown in Fig. 2 , the glucose sensor readout circuit is composed of a potentiostat, three sensor electrodes and weak current detection circuit. The potentiostat generates a desired potential difference between the working electrode (WE) and the reference electrode (RE) for the redox reaction by injecting the proper amount of current into the counter electrode (CE) [3] . The weak current detection circuit consists of a current splitter, an integrator, an S/H circuit and an 8-bit SAR ADC. In this work, an on-chip current splitter is implemented for calibration and testing purpose. The current splitter can produce current from several femtoamperes to one nano-ampere. With this current splitter, the weak current detection test can be completed in an internal on-chip environment and thus refrain from the disadvantages of using off-chip current sources.
Circuit implementation

Integrator
The integrator is comprised of a pre-amp for integration and 11 switches for CDS controlling, as shown in Fig. 3 . I in represents the current acquired from the glucose sensor or from the current splitter. The switches are controlled by the clocks È 1 , È 2 , Under the control of switches, the integrator works in the reset state or the integration state. In the reset state, the 1/f noise and offset of the op-amp are sampled by C s . The C s is then flipped over and connected to the equivalent voltage and offset as the noise. As a result, the noise and the offset are eliminated. In the integration state, the C f is charged by current under measure. Let the integrating period be T and the duty cycle be 50%, the output voltage of the circuit is:
To reduce power consumption and complexity of the circuit, instead of using a very high-resolution ADC, the integrator is designed to work in 5 sub-ranges with different values of T: 10 fA-100 fA, 100 fA-1 pA, 1 pA-10 pA 10 pA-100 pA, and 100 pA-1 nA. For example, with T ¼ 2 s, current range of 10 fA-100 fA is amplified and transformed to 0.1-1 V at the output port of integrator. A selection circuit has been designed to detect signals within different sub-ranges.
In the reset state, since the sensor and the integrator is disconnected, the noise sources can be depicted as:
where Vn,amp is the input-referred noise of the amplifier including 1/f noise and thermal noise. kT/Cf represents switch resistance's thermal noise which accumulates on the integrating capacitor (Cf ). Because a larger Cf induces less kT/Cf noise but needs a longer integrating period, it consumes more power. A 200 fF Cf is selected considering the tradeoffs. Note that 1/f noise of the amplifier is reduced by the CDS module before the integration stage.
In the integration stage, the noise of the sensor must be considered in the noise equivalent circuit, as shown in Fig. 4 . In,sen represents the noise current of sensor, In,amp represents the input-referred noise current of the amplifier, and Zn,sen represents the simplified impedance of the sensor. The integrated noise on the Cf can be calculated through: I 2 n;IN ¼ I 2 n;sen þ I 2 n;amp ð4Þ The In,sen mainly includes shot noise which is proportional to the sensor current. The In,amp consists of 1/f noise and thermal noise. Two large W Ã L input MOSFETs in the pre-amp are used to reduce both 1/f noise and thermal noise.
A T-switch, as shown in Fig. 5 , between the negative input port and the output port of the pre-amp is used to minimize the leakage currents in the MOSFET switch. The T-switch is necessary since the drain-to-source leakage current of a normal MOSFET switch working in weak inversion can be larger than the detected current during the "off " state with a large drain/source voltage [12] . Simulation results show that the drain-to-source leakage current of the designed T-switch can be as low as sub-fA. Furthermore, the width of the MOSFETs used in the T-switch is minimized to reduce the reverse leakage area of the source and drain. The reverse diode leakage current of every drain or source diffusion is several aA which is negligible for the detection circuit.
S/H circuit
Since the output waveform of the integrator is a triangular wave and cannot be sampled by the ADC directly, an S/H circuit is added between the integrator and the ADC, as shown in Fig. 4 . CDS technology is also adopted in the S/H module to reduce the 1/f noise and the DC offset of the amplifier. The clock signal is described in Fig. 6 .
SAR ADC
The SAR ADC consists of sample-and-hold (S/H) switches, a binary-weighted DAC, a dynamic comparator and a successive approximation register logic con- troller, as shown in Fig. 7 . All switches in the ADC are implemented by passive complementary NMOS and PMOS which meet the accuracy needs for 8-bit resolution. In the SAR ADC, all the circuit components are implemented as single-ended structures instead of fully-differential structures, in order to save power.
A proposed low-power and low-offset dynamic comparator is implemented in this work, as shown in Fig. 8 . A dynamic comparator consumes no static current and very little dynamic power. The comparator has two operation phases: the reset phase and the comparison phase. When clock is at the low level, the comparator is in the reset phase. The nodes Vop and Von are reset to ground. The comparator consumes no static power because that the tail NMOS M9 is off. M10 is inverted to avoid hysteresis of the previous clock period. When clock is at the high level, the comparator is in the comparison phase. The node voltages of M3 and M4's drain get lower at unequal rates because of the differential stimulus input signals Vip and Vin. Then the positive feedback M4-M6 evaluates the distinction of node voltages of M3 and M4's drain and latches the comparator. When the output of comparator is stable, no DC current flows from Vdd to ground.
The DAC in the SAR ADC is as shown in Fig. 7 . Switches S0-S9 are controlled by the signals generated by the SAR logic controller and the binary- weighted capacitor is constructed from unit capacitor C0. The value of the C0 should be balanced between power, area, noise and mismatch.
The binary-weighted switched-capacitor array consumes little power and occupies small silicon area. On the other hand, it suffers from larger DNL and INL errors by nature. In this work, a metal-insulator-metal (MIM) unit capacitor of 40 fF is implemented to reduce power consumption and mismatch. In this situation, thermal noise kT/C of the capacitor array has very little effect on the resolution of the DAC.
Test result
The implantable current detection circuit was fabricated in 0.13 µm CMOS technology. The size of the chip is 1:2 Â 1:8 mm 2 , as shown in Fig. 9 .
Current splitter and integrator test
An accurate off-chip reference current flows into the on-chip current splitter which produces five sub-range weak currents. The current measurement circuit can work in two modes: the calibration mode and the measurement mode. The measured currents in the sub-range of 10 pA-100 pA and 10 fA-100 fA are shown in Fig. 10(a) and (b) . When the reference current of the current splitter is fixed, test results show that the output current of the last four branches is progressively attenuated by about 10, as shown in Fig. 11 . When changing the input reference current from 0.2 µA to 1 µA with a step of 0.1 µA, the measurement results show that the splitter and readout circuit keep good linearity, as shown in Fig. 8 .
SAR ADC test
A full scale 9.37 kHz sinusoidal wave spectrum measured at 100 kHz sampling rate is shown in Fig. 12 . The signal-to-noise distortion ratio (SNDR) is 49.2 dB and the spurious free dynamic range (SFDR) is 63 dB. In addition, the effective number of bit (ENOB) is 7.8 bits. (Table I) . 
Conclusion
A highly sensitive wide-range weak current detection circuit used for a wireless implantable RFID tag is proposed and manufactured in 0.13 µm CMOS technology. Five integrating sub-ranges are designed in the switched-capacitor (SC) integrator to extend the work range with low complexity and cost. CDS technology is used to reduce noise and offset of the pre-amp. An on-chip test based on an embedded current splitter shows that the detection circuit has a good linearity from 10 fA to 1 nA and consumes 7.2 µW. The tested leakage current of the design is 4 fA. The detection range can be tailored to the current output range of implantable glucose sensors by choosing appropriate sub-range integrators.
